Skip to content

Latest commit

 

History

History
11 lines (8 loc) · 504 Bytes

CHANGELOG.md

File metadata and controls

11 lines (8 loc) · 504 Bytes

Changelog

0.1.0 — 2026-09-03

  • Averaged and event-resolved unipolar SPWM inverter models with LC parasitics.
  • Resistive and dynamic diode-bridge RC loads.
  • Cascaded PI, boundary-layer SMC, adaptive-gain SMC and constrained QP MPC.
  • Eight fixed-gain benchmark scenarios, coherent THD and cycle-RMS recovery metrics.
  • CLI, optional Streamlit explorer, notebook, provenance exports and reproducible figures.
  • Independent physics and optimizer checks, integration tests and cross-platform CI.