Skip to content

Commit 24c0aad

Browse files
Jaska Uimonenkv2019i
authored andcommitted
tgl: ipc4: zephyr: move to native drivers
Set tgl ipc4 overlays to use zephyr native drivers. Signed-off-by: Jaska Uimonen <jaska.uimonen@intel.com>
1 parent 6dfdfe9 commit 24c0aad

2 files changed

Lines changed: 54 additions & 0 deletions

File tree

‎app/overlays/tgl-h/ipc4_overlay.conf‎

Lines changed: 27 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -20,3 +20,30 @@ CONFIG_ZEPHYR_LOG=y
2020
CONFIG_LOG_BACKEND_ADSP_MTRACE=y
2121
CONFIG_LOG_BACKEND_ADSP=n
2222
CONFIG_LOG_OUTPUT_FORMAT_LINUX_TIMESTAMP=y
23+
24+
CONFIG_INTEL_ADSP_TIMER=y
25+
CONFIG_FORMAT_CONVERT_HIFI3=n
26+
27+
CONFIG_PM=y
28+
CONFIG_PM_DEVICE=y
29+
CONFIG_PM_DEVICE_RUNTIME=y
30+
31+
CONFIG_ZEPHYR_NATIVE_DRIVERS=y
32+
CONFIG_DAI=y
33+
CONFIG_DAI_INIT_PRIORITY=70
34+
CONFIG_DAI_INTEL_SSP=y
35+
CONFIG_DAI_INTEL_DMIC=y
36+
CONFIG_DAI_INTEL_ALH=y
37+
CONFIG_DAI_INTEL_DMIC_NHLT=y
38+
CONFIG_DAI_INTEL_HDA=y
39+
CONFIG_DAI_DMIC_HW_IOCLK=38400000
40+
41+
CONFIG_INTEL_ADSP_IPC=y
42+
43+
CONFIG_DMA=y
44+
CONFIG_DMA_DW_LLI_POOL_SIZE=100
45+
CONFIG_DMA_DW_HW_LLI=y
46+
CONFIG_DMA_DW_FIFO_PARTITION=y
47+
CONFIG_DMA_INTEL_ADSP_GPDMA_HAS_LLP=y
48+
49+
CONFIG_HEAP_MEM_POOL_SIZE=8192

‎app/overlays/tgl/ipc4_overlay.conf‎

Lines changed: 27 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -20,3 +20,30 @@ CONFIG_ZEPHYR_LOG=y
2020
CONFIG_LOG_BACKEND_ADSP_MTRACE=y
2121
CONFIG_LOG_BACKEND_ADSP=n
2222
CONFIG_LOG_OUTPUT_FORMAT_LINUX_TIMESTAMP=y
23+
24+
CONFIG_INTEL_ADSP_TIMER=y
25+
CONFIG_FORMAT_CONVERT_HIFI3=n
26+
27+
CONFIG_PM=y
28+
CONFIG_PM_DEVICE=y
29+
CONFIG_PM_DEVICE_RUNTIME=y
30+
31+
CONFIG_ZEPHYR_NATIVE_DRIVERS=y
32+
CONFIG_DAI=y
33+
CONFIG_DAI_INIT_PRIORITY=70
34+
CONFIG_DAI_INTEL_SSP=y
35+
CONFIG_DAI_INTEL_DMIC=y
36+
CONFIG_DAI_INTEL_ALH=y
37+
CONFIG_DAI_INTEL_DMIC_NHLT=y
38+
CONFIG_DAI_INTEL_HDA=y
39+
CONFIG_DAI_DMIC_HW_IOCLK=38400000
40+
41+
CONFIG_INTEL_ADSP_IPC=y
42+
43+
CONFIG_DMA=y
44+
CONFIG_DMA_DW_LLI_POOL_SIZE=100
45+
CONFIG_DMA_DW_HW_LLI=y
46+
CONFIG_DMA_DW_FIFO_PARTITION=y
47+
CONFIG_DMA_INTEL_ADSP_GPDMA_HAS_LLP=y
48+
49+
CONFIG_HEAP_MEM_POOL_SIZE=8192

0 commit comments

Comments
 (0)